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ABSTRACT: This invention provides a funicular diagram 
generator. More particularly, the invention relates to a funicu-
lar diagram generator for use as an interface between a source 
medium having the form of a stepwise addressable sequential 
channel output of analogue signal samples and a recording 
medium in the form of a graph tracer having separate horizon-
tal and vertical analogue deflection signal inputs, the genera-
tor providing means of graphically plotting and displaying the 
analogue signal samples in the form of a continuous funicular 
diagram consisting of adjacent connected straight-line seg-
ments joining adjacent data points having equally spaced ab-
scissas. The funicular diagram generator includes a first and 
second sample-and-hold circuit means, a summing amplifier 
receiving the output of the sample-and-hold means, an 
analogue integrator receiving the output of the summing am-
plifier and the source medium analogue output signal and a 
means of sequentially stepping the source medium and the 
sample-and-hold circuit means in time relationed sequential 
steps to provide at the output of the analogue integrator a 
composite signal functioning as the vertical analogue signal 
which may be impressed on the horizontal and vertical inputs 
of the graph tracer to provide a funicular diagram display. 
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CROSS REFERENCE 
This disclosure is not related to any pending United States 
or foreign patent application. 
BACKGROUND AND OBJECTS OF THE INVENTION 
2 
reference will be made to a single digital pulse, which may typ-
ically be assumed as having an amplitude Ee, and a duration of 
approximately 2 microseconds. 
5 SIGNAL INPUTS AND OUTPUTS 
Referring now to FIG. 1, illustrating all the interconnected 
components of the funicular diagram generator, signals X, Y 
and Z are coupled to a recording medium, while signals A, B, 
10 E, R, and S are coupled to a source medium. Input signal Ee is 
the fixed voltage of the common supply of electrical energy 
used to operate the various components of the system. Input 
signal Vis a single digital pulse transmitted as a "start" signal 
from a manual pushbutton switch PB or any other desired aux-
In many areas of electronic computation and communica-
tion there frequently arises a need for generating an automatic 
graphical display of a first variable Y as a function of a second 
variable X. This problem is easily solved by two-axis analogue 
XY -recording methods in the simple case in which both the 
horizontal and vertical deflection signals are analogue in form. 
However, a more difficult situation arises when at least one of 
the two variables originates from a discrete-level or quantized-
value source, such as a binary data memory, a digitally coded 
magnetic tape, or a multichannel analogue signal sampler. In 
this situation, the two variables to be plotted originate as a 
sequence of discrete (X, Y) pairs, and some form of automatic 
numerical interpolation between neighboring (X, Y) pairs is 
necessary in order to produce a meaningful graphical plot of 25 
the data represented by the complete set of (X, Y) pairs. 
15 iliary source. 
Output signal R is a single digital pulse transmitted into the 
source medium as a "source initialization" signal to reset the 
address counter of the source medium to its zero initial state. 
Output signal S is a single digital pulse transmitted into the 
20 source medium as a "source address stepper" signal to ad-
vance the address counter of the source medium to its next ad-
dress. Input signal B is a single digital pulse transmitted from 
the source medium as a "ready to read" signal which arrives 
shortly after each succeeding source address is commanded by 
a "source address stepper" pulse S. Input signal A is analogue 
in form and is equal to the analogue output voltage of the 
It is well known that linear, quadratic, cubic, and higher 
order interpolations between data points can be effected for 
graphical displays by use of the conventional digital computer. 
However, in many cases these arithmetic interpolation 
techniques are wasteful of computing time and do not 
economically facilitate high-speed cyclic retracing of the 
graphical plot as needed, for example, in the real-time display 
of the rapidly varying spectrum of normally voiced speech. 
As a solution to this problem it is therefore an object of this 
invention to provide a properly coordinated system of inter-
connected electronic modules which will serve as a hybrid in-
terface between an addressable source of analogue signals and 
a recording medium on which a tracing spot is caused to 
graphically plot a two-dimensional record of one variable 
represented as a function of another variable. 
Another objective of this invention is to provide a complete 
electronic system for controlling the horizontal deflection X, 
source medium when addressed and read as described above. 
Input signal E is a single digital pulse transmitted from the 
source medium as a "last address" signal, which arrives in 
30 coincidence with or shortly after the "ready to read" pulse B 
for the last source address desired in the full scan of sequential 
addresses. 
Output signal voltages X and Y are analogue in form and 
35 are, respectively, the horizontal and vertical deflection signals 
controlling the position of the tracing spot on the planar 
recording medium on which the funicular diagram is traced. 
Output signal Z is binary in form, and is equal to zero volts 
when actual recording by the tracing spot is desired. Thus, the 
40 output signal Z may be used as the pen-lift signal for an ink-
tracing two axis plotter, or as the blanking signal for a CRT 
oscilloscope. 
COMPONENT MODULES 
the vertical deflection Y, and the tracing-spot blanking signal 45 
Z for a two-axis analogue signal plotter, such as a cathode-ray-
tube oscilloscope, or an automatic pen recorder. 
Referring further to the individual· components of the fu-
nicular diagram generator illustrated in FIG. 1, units Fl, F2, 
and F3 each represent a bistable element, or flip-flop, of con-
ventional design having separate "set" and "reset" inputs and 
having separate and complementary "true" and "false" out-
Another objective of this invention is to provide an elec-
tronic system for automatically controlling the address and 
switching logic to govern the functions of an addressable 
source of analogue signals such as a multichannel analogue 
signal sampler, or an electronic core-memory connected in se-
ries with a digital-to-analogue converter. 
50 puts. A single digital pulse arriving at the left input terminal 
will "set" the unit to the state in which the upper output ter-
minal is maintained at the "true" potential level of Ee volts 
while the lower output terminal is maintained at the "false" Other objectives and advantages of the invention will 
become apparent from reference to the specification and 55 
claims taken in conjunction with the attached drawings. 
potential level of zero volts. Conversely, a single digital pulse 
arriving at the right input terminal will "reset" the unit to the 
opposite state in which the upper output tetminal is main-
tained at the "false" potential level of zero .volts while the 
lower output terminal is maintained at the "true" potential 
DESCRIPTION OF THE VIEWS 
AG. 1 is a block diagram showing an embodiment of the in-
vention as constructed of modular portions providing a circuit 
for practicing the invention. 
FIG. 2 discloses a typical funicular diagram achieved by the 
invention. The diagram shows a curve displayed on a cathode-
ray-tube oscilloscope representative of the source medium 
stepping through nine channels, it being understood that in 
many applications the source medh1m will provide either 
fewer, or in most cases, a much greater number of channels to 
be displayed upon the recording medium. 
DETAILED DESCRIPTION 
In the exposition which follows, it will be assumed that all 
signals are measured with respect to a common ground bus, 
and that Ee represents the constant-level voltage of a common 
supply of positive electrical potential. Also, frequent 
60 level of Ee volts. The lower output terminal of unit F3, labeled NC for "no connection," is left unused. 
Units G1, G2, G3, and G4 each represent a simple signal 
gate such as an NPN transistor having a grounded emitter, 
having the gating-control-signal voltage applied to the base 
65 through a current-liiniting resistance, having the transmissible 
signal voltage applied to the collector through another cur-
rent-limiting resistance, and having the output signal voltage 
taken directly from the collector. The gating control signals 
for gates Gl and G3 are obtained, respectively, from the 
70 upper and lower output terminals of bistable element Fl, so 
that after a single digital pulse is applied to the left input to Fl 
gate G3 will transmit and gate G 1 will block. Conversely, after 
a single digital pulse is applied to the right input to Fl gate G3 
will block and gate Gll will transmit. By means of similar con-
75 nections gates G2 and G4 are operated in a similar manner by 
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the bistable element F2. Thus, w)len the transmissible signal 
inputs to gates Gl and G3 are connected in parallel, the Gl-
Fl-G3 combination serves as a high-speed all-electronic sin-
gle-pole double-throw switch. This same type of switching 
function is performed independently by the G2-F2-G4 com- 5 
bination when the transmissible signal inputs to gates G2 and 
G4 are connected in parallel. 
Units Ul, U2, and U3 are conventional diodes which permit 
only unidirectional transmission of the positively polarized 
digital pulses. Units Dl, D2, and D3 are simple pulse delay 10 
units of standard configuration, each of which is designed to 
receive an input signal in the form of a single digital pulse and 
4 
cuit is essentially equivalent to that of a conventional pulse 
delay circuit which is activated by the trailing edge of the 
rectangular pulse generated by the monostable multivibrator. 
The output of this pulse-delay subcircuit is a single digital 
pulse which occurs after the terminat_ion of the rectangular 
pulse excursion of the monostable multivibrator by a small but 
definite time lapse, e.g., 5 microseconds. In each of the units 
Ql, Q2, and Q3 the upper output terminal is excited by the 
rectangular pulse emanating from the respective monostable 
multivibrator subcircuit, and the remaining output terminal is 
excited by the single digital pulse emanating from the respec-
tive pulse-delay subcircuit. Thus, each of the units Ql, Q2, 
and 03 has the capability of responding to a single digital 
pulse input in a way which definitely assures completion of a 
first signalling function ( emission of a fully completed rectan-
gular pulse from the upper output terminal) prior to generat-
ing a termination signal ( emitted as a single digital pulse from 
the other output terminal). 
OPERA TING PRINCIPLES OF THE INVENTION 
to respond to this input by generating an output signal in the 
form of another single digital pulse, with provision for an ad- 15 justably fixed time lapse between receipt of the input pulse 
and generation of the output pulse. Delay units D2 and D3 are 
each adjusted to produce the .least possible delay, e.g., 10 
microseconds, compatible with the proper functioning of the 
other components of the system. Delay unit Dl is adjusted to 20 produce the delay time interval desired for the particular 
recording medium to be used, e.g., 300 microseconds for a 
CRT oscilloscope presentation, or 20 milliseconds if the fu-
nicular diagram is to be recorded by means of a two-axis 
analogue signal plotter. 
From the foregoing description, it is apparent that the fu-
nicular diagram generator is a composite hybrid system which 
receives and generates both analogue and digital signals. The 
25 principles by which the system operates will be discussed with 
reference to FIG. l. Units U and 12 are analogue signal integrators of conven-tional design, each including the provision for electronically 
resetting its initial condition to a separately controllable volt-
age level. Such a component is commercially available as the 
Model 1663 Switched Integrator, manufactured by the Burr- 30 
Brown Research Corporation, Tucson, Arizona. In FIG. 1, 
units l1 and 12 are each shown with three inputs and one out-
put. The left input receives the analogue signal to be in-
tegrated. The lower input receives an "initial-condition reset" 
command in the form of a rectangular voltage pulse of 35 
somewhat extended duration, e.g., 100 microseconds. The 
upper input receives the "reset level" signal which governs the 
level to which the analogue output voltage is equated by 
means of the reset command. In accord with the signal polari-
ties of the conventional electronically resettable integrator, it 40 
is important to note that during the integration process the 
output voltage decreases at a rate which is algebraically pro-
portional to the input voltage, and that the initial-condition 
reset process equates the output voltage to the algebraic nega-
tive of the applied "reset level" signal voltage. 45 
Each of the units Hl and H2 is a sample-and-hold circuit 
having an analogue input, a digital input, and an analogue out-
put. The left input receives an analogue signal voltage con-
tinuously. The lower input receives a "sample-and-hold" com- 50 
mand in the form of a rectangular voltage pulse of moderate 
duration, e.g., 5 microseconds. In the absence of a "sample-
and-hold" command, the analogue output signal remains con-
stant. When a "sample-and-hold" pulse is applied to the lower 
(digital) input terminal, the analogue output signal is suddenly 55 
changed from its previous level to a new constant level. The 
new level is equal to the algebraic negative of the analogue 
input signal voltage existing at the moment the "sample-and-
hold" pulse is terminated. Such a sample and hold circuit is 
available commercially as the Model 1673 Sample and Hold 60 
Module manufactured by the Burr-Brown Research Corpora-
tion, Tucson, Arizona. 
Unit M is a summing amplifier of conventional design, hav-
ing two analogue inputs and one analogue output. The internal 
feedback resistance and input resistances are chosen so that 65 
the output signal voltage is equal to the algebraic negative of 
half the algebraic sum of the two input signal voltages. 
Finally, each of the units 01, 02, and 03 shown in FIG. 1 is 
a "composite timer circuit" having one digital input and two 
digital outputs. TI1e composite circuit consists of two distinct 70 
subcircuits which are functionally connected in series. The 
first subcircuit is that of a conventional monostable mul-
tivibrator which is triggered by a single digital pulse applied to 
the input terminal to generate a rectangular pulse of adjusta-
ble duration, e.g., 5 to 308 microseconds. The second subcir- 75 
The basic scheme of operation is that the analogue output 
voltage X which drives the horizontal deflection of the tracing 
spot on the recording medium, is a ramp-function signal volt-
age which decreases linearly with time. It is assumed that the 
polarity of the connected recording medium is such that this 
linearly decreasing deflection voltage X drives the tracing spot 
from left to right. The vertical deflection voltage Y for the 
tracing spot is intended to be a sequence of linearly increasing 
or decreasing signal voltages which sequentially cause the 
tracing spot to graphically join adjacent data points with 
straight-line segments. The resulting funicular diagram drawn 
by the tracing spot on the recording medium is thus a set of 
points which are equally spaced in tl1e horizontal direction 
and which are sequentially interconnected by a series of 
straight-line segments. The basic system provides for auto-
matic resetting of the tracing spot and retracing of the funicu-
lar diagram on the recording medium, so that a continuous 
display of the funicular diagram can be visualized when the 
recording medium has only a very brief retention of the trace, 
as in the case with a cathode-ray-tube oscilloscope. 
Referring now to FIG. 1, let it be assumed initially that the 
system has been inoperative, as would be the case if the output 
of delay unit Dl had been temporarily disconnected, such as 
by means of opening normally closed switch SW, that the trac-
ing spot on the recording medium is located at an arbitrary 
position, and that the data address of the analogue signal 
source medium is arbitrary. 
The system is brought into self-controlled operation from 
this initially inoperative state by application of a single digital 
pulse V through diode Ul. This "system start" pulse performs 
the three functions of ( 1) triggering flip-flop F3 into the state 
which produces a "true" blanking signal Z, (2) delivering a"-
source initialization" signal R which resets the address 
counter of the source medium to its zero initial state, and ( 3) 
triggering the activation of delay unit D2. 
The next event, which occurs typically 10 microseconds 
later, is the appearance of a single digital pulse generated as an 
output signal from delay unit D2. This delayed pulse performs 
the two functions of (I) "setting" flip-flop Fl to the state 
which causes gate Gl to block and gate G3 to transmit, and 
(2) delivering through diode U2 a "source address stepper" 
signal S which advances the address counter of the source 
medium to that of the first channel to be sampled. 
The next event, which occurs typically 1. 0 microseconds 
later, is the arrival of a "ready to read" signal pulse B from the 
source medium to activate composite timer circuit Q!. Com-
posite timer circuit Ql then immediately transmits its rectan-
3,571,584 
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gular "sample-and-hold" output pulse, to cause sample-and-
hold unit H2 to equate its analogue output to the algebraic 
negative of its analogue input, and to hold this new output 
thereafter. Composite timer circuit 01 then transmits, after a 
brief but definite time lapse of typically 5 microseconds, a sin- 5 
gle digital pulse output to activate composite timer circuit 02. 
6 
cally proportional to the analogue signal voltage output of 
summing amplifier M. Thus, if the channel-one signal from the 
source medium is a voltage Ai, and the channel-two signal 
from the source medium is another voltage A2, the initial volt-
age output YO from integrator 12 will be 
Y0 =-A1 , Composite timer circuit 02 immediately responds by trans-
mitting its rectangular "sample-and-hold" output pulse, to 
cause sample-and-hold unit H1 to equate its analogue output 
to the algebraic negative of its analogue input, and to hold this 
new output thereafter. Composite timer circuit 02 then trans-
mits, after a similarly brief but definite time lapse of typically 5 
microseconds, a single digital pulse output into gates Gl and 
G3. At this time the output of sample-and-hold unit Hl is 
being held at a voltage level equal to the algebraic negative of 
the signal voltage output of channel-one of the source medi-
um, and it is safe to initiate the next events of resetting the X-
and Y -integrators, releasing the blanking signal Z, and 
stepping the source medium to channel-two. 
and very shortly thereafter the vertical deflection signal Y will 
10 obey the equation 
Since the previous setting of flip-flop Fl permits only gate 
Y=-A1 -(A2 -A1 ) KT , 
in which T is the time measured from the moment after com-
posite timer circuit 02 emits its single digital output pulse, and 
15 in which K is a constant of proportionality. 
The constant of proportionality K for integrator 12 is chosen 
to be such that Kt = I , where t is essentially equal to the time 
lapse of delay unit Di. As a result of this proportionality the 
vertical deflection voltage Y will be at the level y = -A2 when 
20 T= t. Also, during the time intervalO~T~t,the analogue out-
put signal voltage X from integrator 11 decreases at a rate 
which is proportional to the fixed-level voltage Ee, in accord 
with the equation 
G3 to transmit, the parallel pulse inputs to gates Gl and G3 
from composite timer circuit 02 result only in a single digital 
pulse output from gate G3. This single digital pulse output 
from gate G3 performs the two functions of (I) "resetting" 25 
flip-flop F2 to the state _which causes gate G4 to block and X=-K'T , 
gate G2 to transmit, and (2) triggering the activation of delay in which K' is another constant of proportionality, chosen to 
unit D3. given an increment K' t of horizontal deflection voltage ap-
The next event, which occurs typically IO microseconds propriate to the horizontal extent of the desired funicular dia-
later, is a single digital pulse output from delay unit D3 which 30 gram. Since flip-flop F3 is in the state which does not blank 
simultaneously (I) "resets" flip-flop Fl to the state which the tracing spot in the recording medium, the first straight-line 
causes gate G3 to block and gate GI to transmit, and (2) ac- segment of the funicular cliagra~ is automatically plotted dur-
tivates composite timer circuit 03. Composite timer circuit ing the time interval O ~ T :$; t . 
03 immediately responds by transmitting its rectangular"- At the end of the first extended time interval, i.e., when T= 
sample-and-hold" output pulse, to cause both of the integra- 35 t, the single digital pulse output from delay unit Dl is transs · 
tors 11 and 12 to reset their outputs X and Y to their respective mitted through gate G2 as a "source address stepper" pulse S 
initial-condition levels. Upon completion of this event, the which advances the address counter of the source medium to 
horiwntal deflection signal X is at its initial zero-level voltage that of the third channel to be sampled. The source medium, 
and the vertical deflection signal voltage Y is equal to the al- after utilizing the brief time interval of typically 10 
gebraic negative of the signal voltage output of channel-one of 40 microseconds to fully establish the new sampling address for 
the source medium. Composite timer circuit 03 then trans- the third channel, emits its usual "ready to read" signal pulse 
mits, after a brief but definite time lapse of typically 5 B into composite timer circuit 01. As a result, the output of 
microseconds, a single digital pulse output which performs the sample-and-hold unit Hl is quickly made equal to the algebra-
two functions of (I) "resetting" flip-flop F3 back to the condi- ic negative of the channel-three voltage A3, the output of sam-
tion which maintains the output signal Z at the "false" poten- 45 pie-and-hold unit H2 is quickly made equal to the channel-two 
tial level of zero volts, and (2) delivering through diode U3 a voltage A2 and the recording medium is caused to trace the 
"source address stepper" signal S which advances the address next straight-line segment of the funicular diagram during the 
counter of the source medium to that of the second channel to second extended time interval of typically 300 microseconds 
be sampled. permitted by delay unit Dl. 
The next event, which occurs typically IO microseconds 5o The above-described interim sequence of events is auto-
later, is the arrival of a "ready to read" signal pulse B from the matically repeated in stepwise fashion for all of the remaining 
source medium, to again activate composite timer circuit 01. channels of the source medium, with the exception that 
Composite timer circuits 01 and 02 then sequentially shortly after the "source address stepper" pulse S is trans-
respond, in th\! manner previously described, after which the 55 mitted to step the source medium to its last-channel address, 
output signal voltage of sample-and-hold unit Hl is equal to the source medium not only emits its usual "ready to read" 
the algebraic negative of the signal voltage output of channel- pulse B, but also emits its "last address" signal pulse E. This 
two of the source medium, and the output signal voltage of "last address" signal pulse E "sets" flip-flop F2 to the condi-
sample-and-hold unit H2 is, with the algebraic sign reversal tion causing gate G2 to block and gate G4 to transmit. Con-
taken into consideration, equal to the previously sampled 60 sequently, as soon as the last straight-line segment of the fu-
signal voltage output of channel-one of the source medium. nicular diagram is traced by the recording medium the usual 
Following these responses of composite timer circuits 01 digital pulse output from delay unit Dl is diverted through 
and 02, the single digital pulse output from 02 is transmitted gate G4 to automatically restart the entire sequence of events 
through gate Gl to activate delay unit Dl. The next event, originally initiated by the "start" signal pulse V. 
which occurs typically 300 microseconds later for the case in 65 Thus, the system illustrated in FIG. 1 automatically controls 
which the recording medium is a CRT oscilloscope, is the ap- the source medium and the recording medium, and utilizes the· 
pearance of a single digital pulse generated as an output signal appropriate analogue and digital signals to cause the recording 
from delay unit Dll. During this rather deliberately extended medium to continually retrace a funicular diagram of the type 
time lapse carried by delay unit Dll, the summing amplifier M shown in FIG. 2, which illustrates in the form of a graphical 
has, with the algebraic sign reversal taken into consideration 70 display the set of analogue signal levels presented sequentially 
an analogue output signal voltage level equal to the channel- by the source medium. It will be seen that the accuracy of the 
two voltage minus the channel-one voltage retained from the funicular diagram in graphically representing the source data 
previous sampling of the source medium. Integrator 12 will be enhanced if ( I ) the response time of the source medi-
responds by decreasing its output signal voltage Y away from um as measured by the interval between receipt of a "source 
its automatically preset initial level at a rate which is algebrai- 75 address stepper" pulse Sand the emission of a "ready to read" 
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pulse Bis unifonnly constant for all the channels, and (2) the 
sum of the response times of the source medium and com-
posite timer circuits Ql and Q2, totaling typically 30 
microseconds, is small compared to the response time of delay 
unitDl. 5 
The total time required for one complete trace of the fu-
nicular diagram and the automatic start of the next trace de-
pends on the number of channels desired in the source medi-
um and on the time required to reset integrators 11 and 12. 
Thus, if the response times of the source medium and of corn- 1 O 
posite timer circuits Ql and 02 are each 10 microseconds, 
and the response time of delay unit D l is 300 microseconds, 
then for a source medium of 100 channels the total tracing 
time including automatic restart would be 33.333 mil- 15 
liseconds. This results in a trace repetition rate of 30 retraces 
per second. Slower tracing rates can easily be achieved by 
simply extending the response time of delay unit D1. A source 
medium of a type suitable for use with the funicular diagram 
generator system described herein is commercially available 20 
as the Model 765 Multiplexer, manufactured by the Elec-
tronic Engineering Company, Anaheim, California. 
ALTERNATE ARRANGEMENTS 
Many modifications of the funicular diagram generator 25 
system illustrated in FIG. 1 and· described above may be 
foreseen without departing from the essential concepts of this 
invention. For example, if the integrator I2 is one which pro-
vides for two identical gain constants for two separate 
analogue inputs, summing amplifier M can be eliminated by 30 
connecting its two analogue inputs directly into integrator 12, 
and by connecting the upper input tenninal of integrator 12 to 
receive its "reset level" signal directly from the output of sam-
ple-and-hold unit l-il. 35 
Another obvious modification of the system is the addition 
of a 2-pole, multiple-position, switch to permit rapid setting of 
the gain constants of integrators ll and [2 to paired values 
which are compatibly indexed with the number of channels 
desired for the source medium. Still another obvious modifica- 40 
tion of this invention is the replacement of integrator 11 with a 
network equivalent to that embodied by integrator 12, sample-
and-hold units HR and H2, summing amplifier M, and com-
posite timer circuits Ql and Q2; this modification would allow 
the system to produce a linear interpolation between succes- 45 
sive X-data points as well as between the successive Y -data 
points, such as might be desired for cases in which the source 
medium generates a succession of simultaneous (X,Y)-pairs 
of data points. 
Another clearly foreseeable modification of the system is 50 
the functional interruption of the automatic trace-restart 
provision by disconnecting the output of gate G4 from its in-
dicated former connections with other parts of the system; this 
modification would make it possible for a single trace of the 
funicular diagram to be individually initiated by the "system 55 
start" pulse V, and would permit the usual "trace-restart" 
pulse output from gate G4 to be used to initiate any other 
desired extraneous function. Still another naturally foreseea-
ble modification of the present invention is that in which the 60 
recording medium is replaced with a two-dimensional position 
or velocity control unit, such as an electrically controllable 
milling machine. 
I claim: 
1. A funicular diagram generator for use as an interface 65 
between a source medium having the fonn of a stepwise ad-
dressable sequential channel output of analogue signal sam-
ples and a recording medium in the fonn of a graph tracer hav-
a first and second sample-and-hold circuit means each hav-
ing an analogue signal output, an analogue signal input, 
and a sample-and-hold command signal input, the 
analogue signal input of said first sample-and-hold circuit 
being connected to said source medium analogue signal 
output; 
a summing amplifier having a first and second analogue 
signal input and a summation signal output, the internal 
feedback resistance and input resistances of said 
summing amplifier being such that the summation signal 
output is equal to the algebraic negative of one-half of the 
algebraic sum of the two analogue input signals, the out-
put of said first sample-and-hold circuit means being con-
nected to said first summing amplifier signal input and in 
like manner, the output of said second sample-and-hold 
circuit means being connected to said second summing 
amplifier input, the output of said first sample-and-hold 
circuit means being also connected to said second sam-
ple-and-hold circuit analogue input; 
an analogue integrator having an analogue signal input con-
nected to the output of said summing amplifier, an initial 
condition reset signal input, a reset level signal input con-
nected to said source analogue signal output, and an in-
tegrated signal output connected to said graph tracer ver-
tical signal input; 
means of sequentially stepping said source medium to pro-
vide at each channel a sample analogue signal to said first 
sample-and-hold circuit and simultaneously to said 
analogue integrator analogue signal input; 
means of sequentially imparting the analogue signal sample 
held by said first sample-and-hold circuit to said summing 
amplifier and concurrently imparting the analogue signal 
sample held by said second sar.iple-and-hold circuit to 
said summing amplifier whereby the output of said 
summing amplifier is the algebraic negative of one-half of 
the algebraic sum of the two said input analogue signals; 
means of actuating said analogue integrator to provide at 
the output thereof an analogue vertical deflection signal 
which changes away from its automatically preset initial 
level at a rate which is algebraically proportional to the 
analogue signal voltage of said summing amplifier which 
said analogue signal output is fed to said recording medi-
um vertical deflection input; 
means of applying a linearly changing analogue deflection 
signal to said recording medium horizontal input in 
synchronization with the sequential stepping of said 
source medium; and 
means following the actuation of said analogue integrator to 
transfer the analogue signal held by said first sample-and-
hold circuit to said second sample-and-hold circuit and 
subsequently to step said source medium to the next ad-
jacent sequential channel to provide at said summing am-
plifier output, for each channel, an analogue signal volt-
age level equal to the algebraic negative of one-half the 
algebraic sum of that channel step sampled analogue 
signal voltage plus the analogue signal voltage of the sam-
pled preceding channel step. 
.2. A funicular diagram generator according to claim l 
wherein said recording medium includes a blanking signal 
input and including means providing·a blanking signal thereto 
in synchronization with said means of sequentially stepping 
said source rnediur'n. 
3. A funicular diagram generator according to claim 1 
wherein said source medium includes an address stepper 
signal input and wherein said means of sequentially stepping 
said source medium includes means providing a digital stepper 
signal in synchronization with and in time governed relation-ing separate horirontal and vertical analogue deflection signal 
inputs, the generator providing means of graphically plotting 
and displaying said analogue signal samples in the form of a 
continuous funicular diagram consisting of adjacently con-
nected straight-line segments joining adjacent data points hav-
70 ship to said means of actuating said analogue integrator to 
provide said vertical deflection signal. 
ing equally spaced abscissas, said diagram generator compris-
ing: 
4\. A funicular diagram generator according to claim 1 
wherein said source medium includes a ready to read signal 
output providing a digital signal as said source medium is con-
75 ditioned to each succeeding channel and including: sequential 
3,571,584 
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time delay circuit means actuated by said ready to read signal 
from said source medium, said sequential time delay circuit 
means including means of sequentially providing digital signal 
inputs to said sample-and-hold command signal inputs to 
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cause said sample-and-hold circuit means to actuate in time 
spaced synchronization with the sequential advancement of 
said source medium. 
75. 
